

FIG. 1
PRIOR ART

200




FIG. 2A




FIG. 2C




FIG. 2B




FIG. 3







FIG. 4






FIG. 6




FIG. 7A




FIG. 7B




FIG. 8A

TIME	128-BIT INSTRUCTION	PERFORMED ON 64-BIT DATA
T	ADD X, Y	ADD X ₀ Y ₀ ADD X ₁ Y ₁
T+1		ADD X ₂ Y ₂ ADD X ₃ Y ₃
T+1	MUL X, Y	MUL X ₀ Y ₀ MUL X ₁ Y ₁
T+2		MUL X ₂ Y ₂ MUL X ₃ Y ₃

FIG. 8B




FIG. 9

TIME	128-BIT INSTRUCTION	64-BIT INSTRUCTION
T	ADD X,Y	→ ADD X _L , Y _L
T + N		→ ADD X _H , Y _H

FIG. 10




FIG. 11